|
Device development engineer
( b6 l1 b* G z8 Z A) I# f% u; N, z, p7 ~) J8 |
公 司:A famous IC company6 S" ` \) p v, ?8 L" H6 F$ N( ~
工作地点:上海
1 o* |( I* g+ k7 T& k' X) L$ v# G. C" b4 Z7 d
Duties & g# [& I+ w+ j7 S
· Facilitate product design work in foundry process(LG, MS and BCD process). 5 J* B% R7 S+ _& U0 R1 J( W% L5 ~7 \
· Have a strong device/process background for 90nm~0.18um logic process, mixed-signal, embedded FLASH memory, and BCD process. % p: o2 ] W8 ~$ f
· Tasks would include answering device and process related questions, interpreting DRC and LVS results, helping with tapeout and mask ordering, doing jobview mask inspections, and also participate the process/device development projects.$ ~9 c* S* ~' v. j+ H# E3 g# _
· Would be expected to establish relationships with his technical peers at foundries and discuss important technical issues with them on an almost daily basis.
2 b9 y* Y; B/ V4 J2 W+ ?
, P# Q! e8 p% `, rRequirements % p( X0 @2 ]0 E6 k$ J8 x
· Senior level engineer (minimum 8 years experience with BSEE or minimum 5 years experience with MSEE or PhD) 1 F# V1 A( [: c1 d
· Excellent device knowledge (LV CMOS, BJT, BCD, embedded FLASH memory, OTP/MTP, latchup, ESD, device reliability)
& r1 }- n- l# K! e+ j: W6 u( k* Y· Excellent to very good knowledge of PDK systems (design rule, verification software, mask ordering, device pcells, circuit modeling, parasitic parameter extraction, and so on)
, w- q! y/ m0 x# I3 `, _/ s· Some knowledge of circuit design, primarily from a device usage standpoint.
) G4 P/ u$ k" ]2 D: d" A· Knowledge of major Asian foundry systems, process technologies, and devices would be a positive.
! N$ a2 E K/ N3 M· Ability to understand and solved technical problems relating to semiconductor devices with a minimal amount of guidance.
5 j9 m. z8 m" x3 I- o& d* L· Excellent people/communication skills |
|