|
Device development engineer% o/ X1 c; ?5 v1 ^2 M
8 P8 j! `- }! M1 ~, j6 T
公 司:A famous IC company/ \* {4 P* j! S3 J6 N8 F
工作地点:上海
0 g* _, \' O5 O0 G$ N: \* m/ x; k! W& E" J
Duties . C5 r2 n8 ~( W7 B
· Facilitate product design work in foundry process(LG, MS and BCD process).
' d. n3 i; ?7 f4 W0 R, ~· Have a strong device/process background for 90nm~0.18um logic process, mixed-signal, embedded FLASH memory, and BCD process. 4 m! }3 |- U7 b/ t3 e
· Tasks would include answering device and process related questions, interpreting DRC and LVS results, helping with tapeout and mask ordering, doing jobview mask inspections, and also participate the process/device development projects.* n3 f+ T+ q; u9 ]9 N) v
· Would be expected to establish relationships with his technical peers at foundries and discuss important technical issues with them on an almost daily basis.
, {* m0 k. v6 {/ Z! ]$ L9 w
, X0 B9 [: d) U0 ]( ~ G' b7 xRequirements ! a; X; F' p/ l0 h# N1 E
· Senior level engineer (minimum 8 years experience with BSEE or minimum 5 years experience with MSEE or PhD)
* F5 Q; L1 l% _- D: M( N8 B· Excellent device knowledge (LV CMOS, BJT, BCD, embedded FLASH memory, OTP/MTP, latchup, ESD, device reliability)
5 D& w6 P4 ` N9 j* {- O& N· Excellent to very good knowledge of PDK systems (design rule, verification software, mask ordering, device pcells, circuit modeling, parasitic parameter extraction, and so on) 3 D' W4 l: ? k6 j; q
· Some knowledge of circuit design, primarily from a device usage standpoint.
1 K! g3 |+ e. C' @) I; @· Knowledge of major Asian foundry systems, process technologies, and devices would be a positive.
, G; N7 u$ \! @/ d; }- z· Ability to understand and solved technical problems relating to semiconductor devices with a minimal amount of guidance.! W5 j7 X$ s) m4 k2 {
· Excellent people/communication skills |
|