|
Device development engineer8 m' e; k% O' I4 X- f
1 T, N) \3 P- @: B公 司:A famous IC company- T6 {, p5 i/ l7 H9 T1 v) s) A
工作地点:上海
, W7 ]. Y0 N9 ~ h$ ]+ {7 L% s: N, q3 D1 M# o6 `6 b; z2 `1 R" [2 W
Duties ) I" q% P; v/ M, Z i; I; U" R
· Facilitate product design work in foundry process(LG, MS and BCD process).
- i8 [' U% @8 e( I! y· Have a strong device/process background for 90nm~0.18um logic process, mixed-signal, embedded FLASH memory, and BCD process. , {* T) c, U5 s
· Tasks would include answering device and process related questions, interpreting DRC and LVS results, helping with tapeout and mask ordering, doing jobview mask inspections, and also participate the process/device development projects.5 C1 e' q/ ^9 c7 L
· Would be expected to establish relationships with his technical peers at foundries and discuss important technical issues with them on an almost daily basis.
- L* I, o: D7 v/ z( r* \2 e& a% j8 U% z& y
Requirements
$ @& z; J! h# n5 T/ \· Senior level engineer (minimum 8 years experience with BSEE or minimum 5 years experience with MSEE or PhD)
* G s) I3 q& u. H5 C1 _$ b0 j· Excellent device knowledge (LV CMOS, BJT, BCD, embedded FLASH memory, OTP/MTP, latchup, ESD, device reliability) 1 X q' q9 Y, |% S8 j: v7 T( F. x
· Excellent to very good knowledge of PDK systems (design rule, verification software, mask ordering, device pcells, circuit modeling, parasitic parameter extraction, and so on) $ w/ Q: h+ w2 @2 d& U" T7 e
· Some knowledge of circuit design, primarily from a device usage standpoint.
& X" i) W. F, S8 v( s+ N" [· Knowledge of major Asian foundry systems, process technologies, and devices would be a positive.
+ x2 r% P( T; \( r% n, r3 m) Y· Ability to understand and solved technical problems relating to semiconductor devices with a minimal amount of guidance.
) k0 }6 x7 D3 A! y! k4 ]1 }· Excellent people/communication skills |
|