|
Analog / Mixed Signal Examples; m" r1 F% r, q" A" s* {
; D2 g' h) t& E0 Q+ B. wBehavioral Models of ADCs$ r D J( O4 g# Y0 |
\ams\sampling\; sampling_101;; X, P$ k( x- i3 x% ^
Sigma-Delta ADC 1st order modulator $ cd \ams\adc\; dspsdadc2; 9 }- v* R; z6 C
Sigma-Delta ADC 2nd order modulator $ cd \ams\adc\; dspsdadc3; 4 a% ^# ~+ A$ G4 I
Sigma-Delta ADC 2nd order modulator discrete time (switched capacitor prototype) $ cd \ams\adc\; dspsdadc4;
1 T0 A: K( O- m8 f/ O2 _ % n% T7 s: G9 B- w. p
Behavioral RF
6 u4 R' Z& E+ c6 a' o1 v Measurement of Lowpass Filter Freq Response $ cd feed_fwd_2;
" T% @6 C. g0 J$ |7 K% ]
3 K, c0 W N# S+ f$ CPLLs
% w8 m+ o" {1 n5 [ VCO with phase noise $ cd
5 {& G) R3 X* y+ B1 ? Pll with freq domain instruments $ cd \ams\pll; # |6 Z9 _2 O! ~3 {: u9 P, r/ ~
Pll fractional with analog compensation $ cd \ams\pll;
$ t u V$ N h% t1 S Pll fractional with digital compensation $ cd \ams\pll;
0 \* h$ d, {' `( g3 H+ c" h2 ?# j Pll optimization (Nonlinear Control Design) $ cd \ams\pll;
6 q' ?( C2 R+ C. |/ M Carrier and Symbol Timing Recovery (NCO->ADC) $ cd \ams\pll; carrier_timing; 5 j1 T* K( Y0 w% d' B& H) J, n
Carrier and Symbol Timing Recovery (Fractional Delay) $ cd \ams\pll; timing_recovery_1; |
|