|
Analog / Mixed Signal Examples
. _$ |7 u, a1 U% E: X- t8 r5 h% }. u4 N h6 z
Behavioral Models of ADCs
; b- t" g' P* a: D2 K% Z( x9 }\ams\sampling\; sampling_101;1 U' o3 G: A6 Y5 d* `
Sigma-Delta ADC 1st order modulator $ cd \ams\adc\; dspsdadc2;
5 i4 d0 H0 Y2 n$ w7 }# b I Sigma-Delta ADC 2nd order modulator $ cd \ams\adc\; dspsdadc3; / e- U9 ]; }1 J: J
Sigma-Delta ADC 2nd order modulator discrete time (switched capacitor prototype) $ cd \ams\adc\; dspsdadc4; & Y. f, H. o g6 J5 M q' p
% l: P- F% ^! ]2 c$ i" P; ~Behavioral RF
! Y: u7 _$ L( \* ]0 k Measurement of Lowpass Filter Freq Response $ cd feed_fwd_2;
# N4 E* S: x7 N2 u3 M4 ~
! V3 _3 R' k/ D$ [, W) F9 a8 xPLLs
; x4 s1 v1 n4 Q i. D1 L VCO with phase noise $ cd
& {. C d/ h' Q- U, q Pll with freq domain instruments $ cd \ams\pll; 9 h* v& G) ]1 O/ S* @1 z) Z: |0 Q
Pll fractional with analog compensation $ cd \ams\pll; 7 U2 l+ P) O. a# \2 O! }
Pll fractional with digital compensation $ cd \ams\pll;
/ w' X+ Z1 m+ o/ k5 s Pll optimization (Nonlinear Control Design) $ cd \ams\pll;
8 Y( o" n3 e, j) s/ J. J$ @# I Carrier and Symbol Timing Recovery (NCO->ADC) $ cd \ams\pll; carrier_timing; 3 @" {* P" t9 g( X9 l6 B8 {- x4 D
Carrier and Symbol Timing Recovery (Fractional Delay) $ cd \ams\pll; timing_recovery_1; |
|