|
Moving 3D ICs into Mainstream Design Flows4 y/ F) g& J7 F5 ~( J( V% E$ d0 F
Chi-Ping Hsu, Senior V! ice President, Research and Development, Silicon Realization Group, Cadence9 i4 q, S& t X4 G* z/ ~7 _
0 `( Y0 O0 S* e0 ?. v7 O: ]
Volume production of 3D ICs with through-silicon vias (TSVs) is expected within a few years. Early adopters of this new technology can expect higher bandwidths, lower power, increased density and reduced costs. But without “3D aware” tools and a mature supply chain ecosystem, 3D ICs cannot move into mainstream IC design flows., F2 c4 y* r' ^: d
, W% l5 T& {3 {' X
3D ICs are attractive because they enable an assortment of die, manufactured at various process nodes, to be stacked. For example, a 28 nanometer high-speed digital logic die could be stacked with a 130 nanometer analog die. Thanks to such capabilities, heterogeneous 3D ICs with TSVs are expected to have a broad impact in such areas as networking, graphics, mobile communications, consumer devices and computing.- A2 x: G) |- l4 n2 h2 l
% p* U' ~) e- S; f. ?) Q+ b
Read more |
|