|
Moving 3D ICs into Mainstream Design Flows& t y7 N5 N. }" n; L( M
Chi-Ping Hsu, Senior V! ice President, Research and Development, Silicon Realization Group, Cadence6 t. U& \9 t ?; |
! H7 i( `2 p( \0 o9 Y. dVolume production of 3D ICs with through-silicon vias (TSVs) is expected within a few years. Early adopters of this new technology can expect higher bandwidths, lower power, increased density and reduced costs. But without “3D aware” tools and a mature supply chain ecosystem, 3D ICs cannot move into mainstream IC design flows.
) _( u4 I, N- ?$ i9 {9 c# H- r9 u, ?- L) V/ @
3D ICs are attractive because they enable an assortment of die, manufactured at various process nodes, to be stacked. For example, a 28 nanometer high-speed digital logic die could be stacked with a 130 nanometer analog die. Thanks to such capabilities, heterogeneous 3D ICs with TSVs are expected to have a broad impact in such areas as networking, graphics, mobile communications, consumer devices and computing.6 t7 H: n; O4 q( y4 K
% d. E; |$ Q/ ]% G- j0 X7 WRead more |
|