|
Device development engineer
! v- y$ N) Z% m0 X" k) j8 B
1 F. g0 G# l; h5 p: Y8 J5 g公 司:A famous IC company/ N* ?/ {3 c5 a ?' }
工作地点:上海
) @' M4 f" C0 c: \6 ?4 L; x0 e. j! `# W
Duties
. s1 b: ~' [* N! _1 p0 H; K· Facilitate product design work in foundry process(LG, MS and BCD process). 5 X5 g$ n; ?- G. p8 E
· Have a strong device/process background for 90nm~0.18um logic process, mixed-signal, embedded FLASH memory, and BCD process.
3 \! e/ X v& K( P8 O1 R· Tasks would include answering device and process related questions, interpreting DRC and LVS results, helping with tapeout and mask ordering, doing jobview mask inspections, and also participate the process/device development projects.# N& T9 D, b& {" K7 a8 c- N
· Would be expected to establish relationships with his technical peers at foundries and discuss important technical issues with them on an almost daily basis.
2 G+ T, a0 Y0 w; U1 l8 V* x0 D' V( M" B# S( P8 W. n5 c
Requirements
; M2 L J/ T( e6 C. M v* P6 z· Senior level engineer (minimum 8 years experience with BSEE or minimum 5 years experience with MSEE or PhD)
8 F5 X$ r7 w& a* g% v# U6 H* _0 ~+ n· Excellent device knowledge (LV CMOS, BJT, BCD, embedded FLASH memory, OTP/MTP, latchup, ESD, device reliability) ) E$ N# y `6 C/ O
· Excellent to very good knowledge of PDK systems (design rule, verification software, mask ordering, device pcells, circuit modeling, parasitic parameter extraction, and so on)
7 [6 ]8 |: m# @) i7 w: P5 C· Some knowledge of circuit design, primarily from a device usage standpoint. ; A* g2 b9 \3 y- q7 i
· Knowledge of major Asian foundry systems, process technologies, and devices would be a positive. $ a8 ?) z- f7 i5 ?, F' x# f% I
· Ability to understand and solved technical problems relating to semiconductor devices with a minimal amount of guidance.
8 C8 b7 g, M1 D1 \· Excellent people/communication skills |
|