|
Device development engineer
# x( F1 Z: m3 u
2 Q4 X; H$ W, [8 H$ |公 司:A famous IC company
4 O2 V8 @: N) k" Z, i! L工作地点:上海8 L8 b }1 S1 e; n: M# `" t
9 q! m% O- c r' @( t! Q) KDuties 9 S2 w/ t# G& M9 G" G
· Facilitate product design work in foundry process(LG, MS and BCD process).
: M8 r3 ^) b- x3 z" X; q+ w· Have a strong device/process background for 90nm~0.18um logic process, mixed-signal, embedded FLASH memory, and BCD process. " e1 f0 G8 u5 w# v
· Tasks would include answering device and process related questions, interpreting DRC and LVS results, helping with tapeout and mask ordering, doing jobview mask inspections, and also participate the process/device development projects.
5 y# C; W+ f6 j, k l· Would be expected to establish relationships with his technical peers at foundries and discuss important technical issues with them on an almost daily basis.
+ x& K1 u2 Z j+ A& K4 C, d8 o1 F9 q$ f) n* k. H- }
Requirements
6 F; g$ H; X# _8 S: F) H* o8 }, X· Senior level engineer (minimum 8 years experience with BSEE or minimum 5 years experience with MSEE or PhD)
3 g, a- `5 m; Z2 q# z- |· Excellent device knowledge (LV CMOS, BJT, BCD, embedded FLASH memory, OTP/MTP, latchup, ESD, device reliability)
3 M* Q- N. U3 R( s' Z0 m' D) \· Excellent to very good knowledge of PDK systems (design rule, verification software, mask ordering, device pcells, circuit modeling, parasitic parameter extraction, and so on)
- W$ ]5 U1 S: M# o5 V6 k· Some knowledge of circuit design, primarily from a device usage standpoint.
& n! M$ ^! A4 q# v: f! C· Knowledge of major Asian foundry systems, process technologies, and devices would be a positive.
1 ]5 P: G5 n+ L( s, e! x· Ability to understand and solved technical problems relating to semiconductor devices with a minimal amount of guidance.
4 y5 ]5 m" L7 S6 k& _3 U· Excellent people/communication skills |
|