|
本帖最後由 sinoicboy 於 2014-3-7 11:24 AM 編輯 5 V: S. O8 z' C; _- o
, n9 _, k! U6 \
) ~5 N# y6 {- H$ c
, t+ g( j# M" u- Liconstart@gmail.com
7 ~8 b# @% p- k! E. \4 U+ A9 p* i7 Y" Z
AR085-DA-70000-r0p0-03rel0/
% ^3 r/ h9 N5 |+ w AR085-DA-70000-r0p0-03rel0/doc/
& w" P J$ F9 J8 X' H8 m( D AR085-DA-70000-r0p0-03rel0/doc/ARMv6-M_architecture/) v; q8 l3 A; m1 i
4af79e0557cc9c6863c2eab0f890aaad AR085-DA-70000-r0p0-03rel0/doc/ARMv6-M_architecture/DDI0419C_arm_architecture_v6m_reference_manual.pdf1 [) D* I% z j0 x
AR085-DC-11001-r0p0-04rel0/
1 d- {5 w+ @+ ]! G AR085-DC-11001-r0p0-04rel0/doc/
+ Q. |3 Q4 G. [% t6 L( l- t' l% v AR085-DC-11001-r0p0-04rel0/doc/errata/7 }" o: w, A6 T% c# I3 t9 o5 y
57ce61d69a56fae9dff02a664dc0930a AR085-DC-11001-r0p0-04rel0/doc/errata/ARMv6-M_Architecture_Errata_List.pdf" f3 V8 E0 _# T
AT590-BU-11001-r0p1-00rel0/
7 u8 Q* }4 Z( j ]1 L6 U) jb2bb2db05b71fa9e2ecd4c2841c22f3f AT590-BU-11001-r0p1-00rel0/Cortex-M0+_Product_Errata_Notice_v4.pdf
! @6 ?! o& H0 g% ^d305236940b52b92b81e8579435efe7e AT590-BU-11001-r0p1-00rel0/Cortex-M0+_Software_Developers_Errata_Notice_v4.pdf, i( T# }! b5 I7 u; e
2d80706f7a099ac4a9674908c50d730e AT590-BU-11001-r0p1-00rel0/AT590-BU-11001-r0p1-00rel0.lst* O1 h8 Q# ]1 q- Y9 b
AT590-BU-50000-r0p1-00rel0/: k$ a7 g+ a3 R( X. P
70404309a7929774e3bd8786e10771eb AT590-BU-50000-r0p1-00rel0/ARM_Cortex-M0+_r0p1-30rel0_ReleaseNote.pdf
+ s: b' i& R0 _* L7 D5 D0 \ AT590-BU-50000-r0p1-00rel0/logical/
$ |5 G6 t. w- X. `+ D% i# J! X3 B AT590-BU-50000-r0p1-00rel0/logical/cm0p_dap/* h/ V/ p" J) L9 ?4 u2 h0 b. R
AT590-BU-50000-r0p1-00rel0/logical/cm0p_dap/verilog/
8 j# R& `( p. g; S0 ?80fe9cfaeb5e260f70aebfcac0bdf888 AT590-BU-50000-r0p1-00rel0/logical/cm0p_dap/verilog/cm0p_dap_dp_cdc.v
5 _8 v( `4 j" _) k2 h063cdb1c994aca1f31971a3d52da426d AT590-BU-50000-r0p1-00rel0/logical/cm0p_dap/verilog/cm0p_dap_dp_sw_defs.v
0 @6 k" ^ ?* P: @# O" m# Y9 r17f0e782572ea85e916a26ef804106ac AT590-BU-50000-r0p1-00rel0/logical/cm0p_dap/verilog/cm0p_dap_dp_jtag_defs.v
6 k2 K$ F4 h/ b6 b% Zdb6b0ced453f9ba83035ca0b2d31c55d AT590-BU-50000-r0p1-00rel0/logical/cm0p_dap/verilog/cm0p_dap_ap_mast.v3 A, Y& A j1 z% w
12e85d89d377ef33f7a41f5f49bf20f0 AT590-BU-50000-r0p1-00rel0/logical/cm0p_dap/verilog/cm0p_dap_dp_jtag.v9 h, D4 o9 u- ?' L4 a
bb3812a6b967f1ffaa604a858064f1d6 AT590-BU-50000-r0p1-00rel0/logical/cm0p_dap/verilog/cm0p_dap_top.v9 f( i$ W/ M+ y+ l
2b71a63c5d6843c6a0c64972ca0a3483 AT590-BU-50000-r0p1-00rel0/logical/cm0p_dap/verilog/cm0p_dap_dp.v" j' C9 b2 i+ O( l
fc6a96af9879ce4ccb0c150913d38ab5 AT590-BU-50000-r0p1-00rel0/logical/cm0p_dap/verilog/cm0p_dap_ap_cdc.v1 U6 E7 f' F( ~: Y) ]
72017024f98163d43c2f77e920560bd3 AT590-BU-50000-r0p1-00rel0/logical/cm0p_dap/verilog/cm0p_dap_ap.v
9 H# r5 ]/ b) H6ca54cbd04210e471b30aaca343e1966 AT590-BU-50000-r0p1-00rel0/logical/cm0p_dap/verilog/cm0p_dap_ap_mast_defs.v
1 @8 j' p6 F$ I764fcf3fa6ce572a3325f069a591baf6 AT590-BU-50000-r0p1-00rel0/logical/cm0p_dap/verilog/cm0p_dap_dp_pwr.v+ Q; c6 B0 H4 M7 k# C
3ffb32cddb6a7e19f9f91e437f7ca59b AT590-BU-50000-r0p1-00rel0/logical/cm0p_dap/verilog/CM0PDAP.v
$ v% C5 s" I3 l$ e2 Z+ f; A5 y: m75d1d91ab79ae9e0e044ed1ef71cf03e AT590-BU-50000-r0p1-00rel0/logical/cm0p_dap/verilog/cm0p_dap_dp_sw.v) J2 Y! }' W6 U' w
AT590-BU-50000-r0p1-00rel0/logical/cortexm0plus/
- ?8 A0 H9 o' L2 Y4 o% n AT590-BU-50000-r0p1-00rel0/logical/cortexm0plus/verilog/! @. a, P C9 W5 y
95d54f552eade07ede322600da1f95c3 AT590-BU-50000-r0p1-00rel0/logical/cortexm0plus/verilog/cm0p_dbg_bpu.v( Z1 x. d5 E; }* r6 F; W
302c07875f4fc2cfe52c087ca6429cc0 AT590-BU-50000-r0p1-00rel0/logical/cortexm0plus/verilog/cm0p_matrix_sel.v4 |) m7 e/ f* @! \' P' }& [9 F0 w
fce226f9ab48e92ff074fcad3dec6728 AT590-BU-50000-r0p1-00rel0/logical/cortexm0plus/verilog/cm0p_dbg_sel.v
! P. i9 H' U& \# z y) Yc00549e61aae47696609028230712dd6 AT590-BU-50000-r0p1-00rel0/logical/cortexm0plus/verilog/cm0p_dbg_ctl.v
q' ^1 V" u t, m( g* ged481eab3481c71d4e2dc94531b88a3d AT590-BU-50000-r0p1-00rel0/logical/cortexm0plus/verilog/cm0p_nvic.v
! I \' T s! ~" B, H0 J57a19fb958028b39c425e6ac68f882aa AT590-BU-50000-r0p1-00rel0/logical/cortexm0plus/verilog/cm0p_top_sys.v, R5 b1 `2 M7 k: Z- E" V
66bc815f02ad900042cec326a6679963 AT590-BU-50000-r0p1-00rel0/logical/cortexm0plus/verilog/cm0p_dbg_dwt.v
}' `" J: `9 p/ Y6 @0 M' b62d60f5f2bceb3ce3f82e8fcb48446ff AT590-BU-50000-r0p1-00rel0/logical/cortexm0plus/verilog/cm0p_mpu.v
+ |+ `( m1 n: d+ v' B! v4b054567197e5f54d3bacf492271f4c9 AT590-BU-50000-r0p1-00rel0/logical/cortexm0plus/verilog/cm0p_matrix.v
' W3 m; i4 [! x" F* fa436b897620bcd65a4f6f7d50345215e AT590-BU-50000-r0p1-00rel0/logical/cortexm0plus/verilog/cm0p_top_clk.v |
本帖子中包含更多資源
您需要 登錄 才可以下載或查看,沒有帳號?申請會員
x
|