SVTC Technologies Selects Synopsys' Manufacturing Tools to Accelerate Time to Commercialization | 7/14/2010 |
Open-Silicon Integrates 50 DesignWare Interface and Analog IP Products with 100% Silicon Success | 7/7/2010 |
ARM, IBM, Samsung, GlobalFoundries and Synopsys Announce Delivery of 32-/ 28-nm HKMG Vertically Optimized Design Platform | 6/17/2010 5 T" I. u- Z- \( x! a
|
PrimeTime 2010 Scales Timing Analysis Beyond 500 Million Instances | 6/17/2010 |
Synopsys Delivers Optimized Lynx Design System for Common Platform 32/28-nm Technology | 6/17/2010
* B3 O' Y: ]/ s4 ?% F |
Synopsys Unveils Galaxy Characterization Solution for Standard Cells, Complex Macros and Memories | 6/17/2010 |
Synopsys Unveils StarRC Custom 3D Extraction Delivering 20X Speedup | 6/17/2010 |
Synopsys Delivers Comprehensive Custom Design Solution for TSMC Analog/ Mixed-Signal Reference Flow 1.08 z2 d. i' l3 G" D G2 H
| 6/11/2010 ' Y# A8 x2 E$ N+ F' h/ Y) ^
|
Synopsys to Acquire Virage Logic
) v. X5 {( ^) q | 6/11/2010
0 t2 R/ v0 j- L/ k5 X3 G) G' _ |
Synopsys and IEEE-ISTO Launch Technical Advisory Board to Evolve Interconnect Modeling Standard " V$ j$ C! v% L+ l7 \/ L
| 6/7/2010
) d! {+ E- e2 t8 V! {4 O0 b |
Synopsys Announces Synphony HLS Support for Xilinx Virtex-6 FPGAs
# g% U' B) D6 }- c4 F& B# G | 6/4/2010 , H0 p/ ~" {9 }* m* F; S% `, z- Z
|
Synopsys Press Publishes "The Ten Commandments for Effective Standards" $ W$ W; s6 a# z" V* [
| 6/4/2010
8 p+ t% o1 O" e4 v2 P) s2 h |
Synopsys Collaborates with SMIC to Deliver USB Logo-Certified DesignWare USB 2.0 nanoPHY in SMIC's 65-nm LL Process Technology
2 a5 \4 T; Q; Z9 T K | 5/13/2010 - Y0 r! V+ H; ?! l ^
|
Latest Synopsys IC Compiler Release Delivers More than 2X Speed-Up, Enhanced In-Design Technology and Production Support for 28/32nm
3 k: d! S+ M) I9 I' K | 5/7/2010
, E5 N% H$ p& s' ~ |
Synopsys Unveils Ethernet Controller IP with New Audio Video Bridging Feature
0 Z2 o* P1 s5 Y" t- ?' P | 5/7/2010
3 N" S8 g* w, [. x( o |
Synopsys Launches Industrys First MIPI DigRF v4 IP r' T- Q W( m( Z
| 5/3/2010 3 ]9 X+ @' e1 T/ s+ t
|
New Synopsys Universal DDR Controllers Improve Performance and Reduce Cost of Embedded DRAM Interfaces 2 f( ^3 J% z& o* c2 M3 z
| 4/28/2010
/ p: b7 Q; m8 v# Y& ~ |
Synopsys Announces Support for Actel's New SmartFusion Intelligent Mixed-Signal FPGAs
1 T1 T: J( }, o/ F8 X | 4/22/2010 8 ~: q. e% K3 R1 w% L
|
Synopsys Introduces the HAPS-60 Series of Rapid Prototyping Systems ( Z3 _1 }( l: a
| 4/19/2010 : ~+ {% u% v3 G% F' N- |6 {' Z
|
Synopsys Expands IP OEM Partner Program with Two New Members - b$ P% v& N* @+ H& v
| 4/14/2010
0 I# ? g/ X" ]0 \7 A |
Synopsys DesignWare DDR multiPHY IP Supports Six DDR Standards In a Single PHY 3 u( R: T* _ g2 _% ^
| 4/7/2010
+ N, F0 P3 d# \9 _. i/ `6 x. J |
Synopsys' DesignWare SuperSpeed USB 3.0 IP Receives USB-IF Certification
w" b. h! v3 D9 Y7 f- r | 4/5/2010
& {$ v! h' y1 c |
SiliconBlue Selects Synopsys as FPGA Synthesis Partner for Its iCE65 mobileFPGA Family ) |& ^4 w$ t2 ]' A
| 4/1/2010 & T7 x" T" F- [8 v9 O; `# V
|
Synopsys Galaxy Implementation Platform Enables First-pass Silicon Success on Infineon's 40-nm X-GOLD 626 Wireless Product 8 B& }; q/ n8 u6 g) h7 J
| 3/30/2010
& v0 B7 I" q c5 c2 | |
Design Compiler 2010 Doubles Productivity of Synthesis and Place-and-Route 3 W) Y$ P. c$ O4 l
| 3/29/2010 " A- i; U$ F( @! o
|
Nationz Technologies Achieves First-Pass Silicon Success with CustomSim Mixed-Signal and VCS Functional Verification Solutions 4 s c# p! F$ Y6 @( L! F
| 3/23/2010
8 ?+ p8 C! b1 i) h6 ` |
Renesas Technology Adopts Synopsys Proteus OPC for 28-nm Development 6 g* M! @. ]8 c$ M+ a
| 3/23/2010
) v6 t$ q0 \/ d9 _4 o# V |
Synopsys Completes Acquisition of CoWare
9 l$ D% v2 s9 j. U | 3/23/2010 # F$ @. B) |: h% H
|
IMEC and Synopsys Collaborate on 3D Stacked IC Development 9 f7 E( o5 I; V9 p
| 3/10/2010 3 k* i$ A. f( L
|
Synopsys Galaxy Custom Designer Accelerates Analog/ Mixed-Signal Engineering Productivity with Built-in DRC Visualization and Correction
+ R) `3 X8 W! V K" ]8 s! J | 3/10/2010 : z5 ^0 e3 o0 K6 O! e
|
Yamaha Tapes Out Graphics Chip with Synopsys Design Compiler Graphical
2 A2 v5 [: f+ _6 F1 y: L0 |$ h0 c | 2/9/2010 * r5 ~. |' A: x2 I6 r
|
APAC IC Adopts Synopsys Galaxy Custom Designer Solution for Analog/ Mixed-Signal IC Design Services 5 e! P" B" S7 [
| 2/8/2010 - b7 [9 Z# h2 I- _- l% \" ^) |
|
Synopsys to Acquire CoWare
) [ a8 |1 S- Q( u: C2 c | 2/8/2010 2 x3 P* ^* n: }2 t# a
|
Synopsys Acquires VaST Systems Technology
0 Q/ R& t [9 n | 2/3/2010
7 e: o8 Q% P4 T |
Synopsys Expands DesignWare IP Portfolio with MIPI IP Solutions 9 `. E1 \; k E8 i
| 1/25/2010
! N" u% ~$ l7 T( V- f1 b1 X |
Synopsys Launches DesignWare HDMI 1.4 Tx/Rx Controller and PHY IP Solutions for 40-nm Process Technologies + S1 f4 T4 i$ ^) G
| 1/25/2010
9 B- X% S Q' ] N7 J3 O8 Y |
Toshiba Information Systems Standardizes on VMM-LP Low-Power Verification Methodology ; m) r' D z: y* K: h0 u2 }) l
| 1/25/2010 5 ^. a' f# b& u4 I5 P# r# T
|
Synopsys Announces DesignWare Protocol Analyzer for Verification of SuperSpeed USB 3.0-based Designs ' P4 \9 O" p$ V0 y6 G2 b! _+ O9 h8 e
| 1/13/2010 ; q- I5 v2 w: S; h; K" D
|
Synopsys Introduces SystemC TLM-2.0 SuperSpeed USB 3.0 Models 7 a* U5 k0 Z- o" G
| 1/12/2010 / h1 D1 h" ^ U
|
Synopsys Multicore Technology Speeds Timing Sign-Off by 2X
^9 r* v/ h- F# y3 `/ I( |' T! Y8 B | 1/11/2010
7 k& N2 s+ c2 |8 i4 [; m |