|
AMD Geode LX 800@0.9W處理器 II
Display Controller
, c0 a, w* S! t& [9 S g$ S" ^■ Hardware frame buffer compression improves Unified+ X$ G( G k* [7 V. [2 v
Memory Architecture (UMA) memory efficiency
6 @2 F$ b2 Z( ^8 p- X■ CRT resolutions supported:
@& C! i, l' z8 `* T— Supports up to 1920x1440x32 bpp at 85 Hz
! T c7 D' Y0 T— Supports up to 1600x1200x32 bpp at 100 Hz" F+ R4 c5 H% \+ I
■ Supports up to 1600x1200x32 bpp at 60 Hz for TFT, P2 Q' j! I! c' X, R$ h. ^
■ Standard Definition (SD) resolution for Video Output
& ~" A7 U6 C2 I4 E) E N) _6 UPort (VOP):
$ E! u9 f6 u) l— 720x482 at 59.94 Hz interlaced for NTSC; f& k6 v8 J/ z
— 768x576 at 50 Hz interlaced for PAL
: K6 r! f/ q% @0 w9 Z■ High Definition (HD) resolution for Video Output Port/ g2 N. Y$ v% k: ?9 ]/ z
(VOP):% M$ F5 U4 f/ e$ e' m! Q
— Up to 1920x1080 at 30 Hz interlaced (1080i HD)
/ H1 s2 v' s3 `(74.25 MHz)
; {9 k! x V- U2 F— Up to 1280x720 at 60 Hz progressive (720p HD): {* W0 p3 M1 e& l- D" L( u o# D
(74.25 MHz)
+ ] }' b, _, _9 C% a7 t& s( h■ Supports down to 7.652 MHz Dot Clock (320x2404 C' o0 D* ~$ k
QVGA)
* \5 \4 f, D4 h) s$ }3 R2 f: I■ Hardware VGA) u4 {& H5 c" r% j: l- p
■ Hardware supported 48x64 32-bit cursor with alpha
# i) A8 {" F+ x0 {+ `) mblending% x% ]4 v& o* N3 I9 M$ D, O
Video Processor2 q4 ?/ v7 t* i- x# h4 ?, q+ Y
■ Supports video scaling, mixing and VOP/ t' U3 l, W7 W3 W1 [
■ Hardware video up/down scalar
4 h! L$ H8 e& J6 Y z■ Graphics/video alpha blending and color key muxing. i8 b- O" b# J( t
■ Digital VOP (SD and HD) or TFT outputs& x# B0 |" c) P$ r
■ Legacy RGB mode: E# J; g5 f" G8 W t' G8 G
■ VOP supports SD and HD 480p, 480i, 720p, and 1080i+ \+ M6 [+ {8 M4 r- i
■ VESA 1.1, 2.0 and BT.601 24-bit (out only), BT.656
! x7 h! h4 K L$ }/ a9 Ucompliant7 b$ i. a1 j5 J- ?$ `
Integrated Analog CRT DAC, System Clock PLLs and1 R1 R- W) T: m! W, K6 I& R- s
Dot Clock PLL
* _/ N5 _8 @+ j& v) W" I! ~+ H$ c* g6 w■ Integrated Dot Clock PLL with up to 350 MHz clock
" J5 |: W; n3 Q2 [9 ]0 Y■ Integrated 3x8-bit DAC with up to 350 MHz sampling
# z. d9 P! |; |. z% h) u7 I■ Integrated x86 core PLL3 x% y! R& Q+ ~" e9 `
■ Memory PLL( O) D {$ Z4 _- h2 R O- l
GeodeLink™ PCI Bridge
2 @0 h2 ^7 s, S7 l; ~! J+ G■ PCI 2.2 compliant4 k' @2 b' ^# T2 u- E7 ?
■ 3.3V signaling and 3.3V I/Os
) t2 n4 z+ ], G2 k■ 33 to 66 MHz operation
1 ^, H5 X0 Z0 X# R' j■ 32-bit interface
; N6 Q7 N: f0 h3 C W, C, W- ?■ Supports virtual PCI headers for GeodeLink devices/ L6 ~. t, u1 t* E
Video Input Port (VIP)
: K1 A8 L1 D! ?/ m" ?9 `■ VESA 1.1 and 2.0 compliant, 8 or 16-bit9 _" W, S) }# A4 s
■ Video Blanking Interval (VBI) support1 ]" F: v% x5 [' g& b7 r- @' @ Y
■ 8 or 16-bit 80 MHz SD or HD capable
2 a0 ^$ s2 u! L1 Q/ ]: V3 Z; p# jSecurity Block6 `6 a, t+ a# ]& X
■ Serial EEPROM interface for 2K bit unique ID and AES, g9 d, ?3 `( s
(Advanced Encryption Standard) hidden key storage
0 ?% w; C4 N% Q(EEPROM optional inside package): p1 T( I- h+ }( O# M7 |# R
■ Electronic Code Book (ECB) or Cipher Block Chaining! ?/ c: x- }( }. {0 ~7 m
(CBC)128-bit AES hardware support
6 r/ k3 }0 ?" \; p3 r+ u6 ]■ True random number generator (TRNG) |
|